环宇企业 (Universal Enterprise) - 半导体裸芯片,大圆片,封装材料,管壳,盖板,裸芯片贴片机/粘片机/固晶机,共晶贴片机,粘胶贴片机,晶粒分拣机/挑粒机,测试仪,湿法清洗台,亚洲/中国分销商、供应商。

环宇企业
搜索:
English

From Universal Enterprise

资源

资源 > 半导体词汇表 > J

A | B | C | D | E | F | G | H | I | J | K | L | M | N | O | P | Q | R | S | T | U | V | W | X | Y | Z


半导体词汇表 - J


  • J

Joule

  • JEDEC

The JEDEC Solid State Technology Association (Once known as the Joint Electron Device Engineering Council) Is the semiconductor engineering standardisation body of the Electronic Industries Alliance (EIA), a trade association that represents all areas of the electronics industry. JEDEC was originally created in 1960 as a joint activity between EIA an NEMA, to cover the standardisation of discrete semiconductor devices and late expanded in 1970 to include integrated circuits. JEDEC does its work through its 48 committees/ subcommittees that are overseen by the JEDEC Board of Directors. Presently there are about 300 member companies in JEDEC including both manufacturers and users of semiconductor components and others allied to the field. JEDEC develops standards through its 48 Committees/Subcommittees overseen by the JEDEC Solid State Technology Association Board of Directors. About 300 member companies representing every segment of the industry actively participate on these committees to develop standards to meet the industry and user needs. Committees where ST maintains a recent active participation: JC-11 Committee: Mechanical (Package Outlines) Standardisation JC-14.1 Subcommittee: Reliability Test Methods for Packaged Devices.

  • JEIDA

Japan Electronics Industry Development Association

  • JESSI

Joint European Submicron Silicon Initiative A cooperative program at European level.

  • JFET

Junction Field Effect Transistor A solid-state device in which current is controlled between source and drain regions by voltage applied to a conducting or junction gate terminal.

  • JI

Junction Isolation

  • JIS

Japanese Industrial Standard

  • JIT

Just-In-Time Measures the percentage of parts delivered on time (usually to CD: Confirmed Date).

  • JLIC

J-leaded chip carrier

  • JPEG

Joint Photographic Experts Group

  • JPL

Jet Propulsion Laboratory

  • JTAG

Joint Test Action Group

  • Junction (P-N)

The line of demarcation where the number of P- and N-type carriers are exactly equal with a surplus of P-type on one side and N- type on the other.

  • JUG

Joint Users Group

  • JUSE

Japanese Union of Scientists and Engineers



电子邮箱:sales@ue.com.hk | 电话: +852-2771 1286 | 传真: +852-2771 1025 | 在线反馈表单
版权所有 (C) 1992-2007 环宇企业
网页设计、技术支持由Immedia Solutions提供。
User Login